Abstract-CMOS Monolithic Active Pixel Sensors (MAPS) provide an attractive solution for high precision tracking of minimum ionizing particles. A thin, moderately doped, undepleted silicon layer is used in these devices as a detector active volume with the readout electronics implemented on top of it. A new MAPS prototype has been fabricated using recently available AMS 0.35 µm OPTO process, featuring thick epitaxial layer. A systematic study of tracking performance of that prototype using high-energy particles beam is presented in this work. Noise performance, signal amplitude from minimum ionizing particles, detection efficiency, spurious hit suppression and spatial resolution are shown as a function of the readout pitch and the charge collecting diode size. A test array with a novel readout circuitry is included in the design. The circuit consists of a front-end voltage amplifier, capacitively coupled to the charge collecting diode and followed by two analog memory cells. This architecture implements an on-pixel correlated double sampling method, allowing for optimization of integration time independently of full frame readout and reducing pixel-to-pixel output signal dispersion. First measurements using this structure are presented.
I. INTRODUCTION A Monolithic Active Pixel Sensor (MAPS) integrates on the same substrate the detector element with the processing electronics and is fabricated using standard CMOS process available through many commercial microelectronics companies. The idea of using MAPS for the detection of ionizing radiation, in particular for high-energy charged particles tracking, has been proposed by the IReS-LEPSI team in the beginning of 1999. The ability of the monolithic CMOS sensors to provide charged particle tracking has been demonstrated on a series of MIMOSA (standing for Minimum Ionizing MOS Active sensor) chip prototypes [1] [2] [3] . The key element is the use of an N_well/P_substrate diode to collect through thermal diffusion the charge generated by the impinging particle in the thin, undepleted silicon layer underneath the readout electronics. This solution allows 100% fill factor, as required in tracking applications [4] . It has been verified that both epitaxial and uniform high resistivity (~10 Ω cm) substrates may be used for device fabrication [5] . The observed excellent tracking performance makes CMOS MAPS an interesting candidate for vertex detectors in future Particle Physics experiments and for ionizing radiation imaging in different applications. Fig.1 depicts a MAPS based option for the microvertex detector proposed for the STAR experiment upgrade in 1008 [6] . The STAR microvertex upgrade detector consists of two pixels sensors layers around the interaction point at the radius of 1.5 cm and 4.5 cm respectively. It is build out of 24 individual ladders, having a sensitive area of 2×20 cm 2 each. Ten individual, electrically and mechanically separate, CMOS monolithic pixel sensor arrays are assembled on a light support to form a ladder. The pixel readout pitch of 30 µm has been chosen, to provide a spatial resolution of below 10 µm. The total number of pixel element in the system is of the order of 100 millions. The entire detector must be read in less than 4 ms and this parameter, in the basic readout implementation, defines the signal integration time. The detector is operated at room temperature with a cooling based uniquely on an ambient air blow. The expected irradiation dose in the innermost layer is of few times 10 11 π/cm 2 /year (up to 10 krad/year), depending on the experiment luminosity upgrade schedule.
Two different epitaxial CMOS processes are considered as promising candidates for STAR microvertex upgrade sensor production. In this contribution, we present results measured with a prototype fabricated in AMS 0.35 µm OPTO process.
II. MIMOSA9 PROTOTYPE DEVICE DESIGN
The AMS-0.35µm OPTO process has been chosen for several reasons. It is an advanced mixed-signal CMOS process, providing four metal layers, two polysilicon layers, high-resistivity polysilicon and two types of transistor gates (3.3 V and 5 V). The N-well/p-epi diodes are optimized for a low dark current at room temperature. The feature of special interest is epitaxial layer having more than 10 µm thickness. Such a thick epitaxial layer should provide a comfortable charge signal from passing minimum ionizing particles. The process is available through multi-project submission runs at Austria Micro Systems.
The Mimosa9 prototype contains four arrays of pixels with a pitch varying from 20 µm to 40 µm. A simple pixel readout architecture is used (Fig.2) . It consists of a 3-transistor pixel cell (one reference array for a direct dark current measurements) or a self-biased 2-transistor cell (three arrays dedicated for particle tracking). Charge collecting diodes of different sizes are used for each readout pitch, in order to optimize the signal-to-noise ratio and spatial resolution (Fig.3) . The signal information from each pixel is serialized by an independent circuitry per array, which can withstand up to a 40 MHz readout clock frequency. However, all the results presented in this work were obtained with a 2.5 MHz clock. This provides a full frame readout time of 1.6 ms and 400 µs respectively for 64×64 pixel array (20 µm pitch) and for 32×32 pixel array (30 µm and 40 µm pitch). In this architecture, the frame readout time is equal to the signal integration window. Information from two consecutive frames was readout: one frame before and one frame after each trigger. A data analysis based on the correlated double sampling (CDS) method was used for hit reconstruction. Each prototype device was electrically tested in the laboratory and the gain calibrated using 5.9 keV X-rays from a 55 Fe source, prior to the highenergy particles tracking tests. The reference array for direct dark current measurements (3 transistors scheme) contain two varieties of charge collecting diodes. The first one is a very standard N-well/p-epi diode, having a dimension of 6×6 µm 2 . According to the process requirements, around the diode periphery there is a thick oxide structure (LOCOS), directly on top of the p-n junction. The second diode type has the N-well dimension of 3.4×3.4 µm 2 . In order to avoid thick oxide on top of the junction, the N-well periphery is in contact with a ring of n+ diffusion, followed by an nMOS transistor gate at ground potential all around. This structure, compatible with the process design rules, is supposed to be more radiation tolerant in terms of a dark current increase. The irradiation tests results of both structures will be discussed later in this work.
III. TRACKING TEST RESULTS
Tracking tests were performed using a 120 GeV/c pion beam from the SPS accelerator at CERN, Geneva. A high precision beam telescope based on silicon microstrip detectors was used to measure each particle track parameters [7] . After off-line alignment of a pixel device with the reference tracking system, tracks within the sensitive area of the pixel device were used to measure various parameters, like minimum ionizing particles signal-to-noise ratio, detection efficiency and spatial resolution. Fig.4 shows the measured equivalent noise charge (ENC) of all self-biased structures, versus charge collecting diode area and for different temperatures (0, 20 and 40 °C). The lowest noise of 9 electrons corresponds to minimum diode size and low temperature. Bigger capacitance of larger diodes and increase of a dark current at higher temperatures are responsible for degradation of the noise performance. Relatively high S/N ratio measured on all structures allows for an efficient spurious (noise) hit rejection, still keeping close to 100% detection efficiency. The algorithm chosen for hit selection takes also into account large cluster size observed in MAPS due to their specific charge collection mechanism. To accept a hit, the signal-to-noise ratio of the seed pixel should be higher than n (typically 4 to 6) AND the signal-tonoise ratio of eight surrounding neighbor pixels should be higher than k (typically 2 to 4). The total signal (noise) of neighbor pixels is calculated as a sum of signals (square root of quadratic sum of noise) of individual pixels forming the group. For the value of n=6 and k=2, the noise hit rejection should be higher than 10 6 , supposing the Gaussian noise distribution. In the case of Mimosa9 prototype, applying cuts corresponding to n=6 and k=4 (n=5 and k=2 for the 40 µm pitch array) results in a measured MIP detection efficiency of more than 99.5%, without any correction for non-working (or excessively noisy) pixels. IV. DARK CURRENT BEFORE AND AFTER CO 60 
IRRADIATION
The degradation of the performance of the prototype Mimosa9 chip after absorption of radiation dose was studied using γ rays from Co 60 source. Fig.7 shows the dark current measured for the standard N-well diode before and after irradiation, as a function of temperature. An order of magnitude increase of the dark current was observed after 20 krad of absorbed dose. This may be a critical factor for STAR microvertex upgrade application. The shot noise contribution (corresponding to the dark current) to the total ENC before irradiation would be of 12 electrons for STAR operating condition, i.e. temperature of 30°C and 4 ms signal integration time. This is still acceptable, because the total noise would be less than 20 electrons in this condition. However, after irradiation the shot noise contribution would rise to 39 electrons according to the dark current measurements and will affect the detection efficiency. In order to allow for a safe STAR microvertex operation, two approaches for the sensor modification may be considered. In the first approach, a different layout of the charge collecting diode is proposed. One promising candidate for this diode is the diode discussed in the second paragraph of this work, having no thick oxide on top of junction. According to the measurements, the dark current after 20 krad dose absorption is only 50% higher in this case. The further optimization of this diode may be still considered. The other approach to limit degradation of the pixel device performance after irradiation is based on the use of new pixel architecture, as discussed in the next paragraph. In this approach, the signal integration time may be reduced by an order of magnitude, resulting in strong reduction of shot noise contribution.
V. ON-PIXEL CDS PROCESSING USING ANALOG MEMORIE CELLS
A test structure with a novel readout circuitry is proposed and included in the design of Mimosa9 prototype. It consists of a front-end voltage amplifier, with a gain of 5 or 10, capacitively coupled to the charge collecting diode and followed by two analog memory cells (Fig.8) . The information from two successive frames is continuously stored in the analog memory during the acquisition phase. After trigger arrival, the readout phase is initiated. During this phase, each pixel is individually addressed and signal difference stored in two memory cells is recovered in one clock cycle. This architecture implements an on-pixel correlated double sampling method, allowing for optimization of integration independently of full frame readout time and strongly reducing pixel-to-pixel output signal dispersion. Requirements for the precision of the data transmission and digitization are released in this solution, which is of importance for a higher readout clock frequency. Several versions of this amplifier are tested in Mimosa9. The basic one allows a voltage gain of five, applying a simple cascode structure. An integrated capacitive coupling between the charge-collecting element and the amplifier is essential for an independent and optimal biasing (through V bias and V inp ) of the N_well diode and of the cascode. The amplifier version with a higher gain (x10) uses thicker gate oxide transistors available in that fabrication process. The layout of this simple circuit fits easily a 30 µm pixel size, with storage capacitors values allowing precise signal sampling. Preliminary experimental results obtained with the new structures are promising. The storage capacitors shows comfortable long signal discharge time of several seconds and a small switching generated noise. The total ENC measured with one of structures is below 20 electrons, close to the final requirements. This may be improved by a careful design optimization.
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VI. CONCLUSIONS
CMOS monolithic active pixel sensors for charged particle tracking have been fabricated using modern process providing thick epitaxial layer. Excellent minimum ionizing particles tracking performance has been measured with this device, for a readout pitch varying from 20 µm to 40 µm. According to the measured MIP signal, the equivalent epitaxial layer thickness was found to be slightly above 10 µm. The observed N-well diode dark current before irradiation does not limit a comfortable S/N ratio for room temperature and long integration time operation. Irradiation using Co60 source induce a ten-fold increase of the dark current, after a modest (20 krad) dose absorption. This may prevent the use of a long integration time at room temperature at STAR experiment environment. A new proposed layout of the N-well diode with only a thin oxide contacting the junction shows a strongly improved immunity for the irradiation damage. In order to decouple the signal integration time from the readout cycle, a new pixel architecture is proposed. In this approach, two consecutive readout frames are continuously stored using two analog memory cells integrated in each pixel, allowing ondevice CDS processing implementation. The first tests results with this structure are promising.
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